

CLAIMS

We Claim:

- 1 1. An apparatus comprising:
2 a controller to couple to a data bus and to a plurality of devices to transfer data
3 between the devices and the data bus in response to a command signal, said controller to
4 generate a chip select signal to select a particular device from the plurality of devices to
5 respond to the command signal; and
6 a logic unit coupled to generate a command occurrence signal based on timing of
7 chip select signals to identify when command signals occur, the command occurrence
8 signal to be asserted prior to the chip select signals to allow a flag signal to complete a
9 data transfer.
1 2. The apparatus of claim 1 wherein the command occurrence signal, chip select
2 signal and the flag signal are coupled to a table entry in the particular device, so that an
3 indication of a presence of all three signals causes a trigger signal to be generated in the
4 particular device to execute the data transfer.
1 3. The apparatus of claim 2 wherein the table entry is to be cleared after receiving the
2 flag signal to allow said table entry to receive next set of command occurrence, chip select
3 and flag signals to determine if the trigger signal is to be generated for the particular
4 device with the next set of command occurrence, chip select and flag signals.
1 4. The apparatus of claim 3 wherein the flag signal to indicate timing of the data
2 transfer occurs with positive and negative transitions of the flag signal.

1 5. The apparatus of claim 3 wherein said memory is a dynamic-random-access-
2 memory, DRAM.

1 6. The apparatus of claim 1 wherein the command signal is a read or write command
2 signal for a memory device.

1 7. An apparatus comprising:

2 a memory to couple to a data bus to transfer data between said memory and bus in
3 response to a command signal received to initiate data transfer and a flag signal received
4 to complete the data transfer, said memory to operate as one of a plurality of memories in
5 which a chip select signal selects said memory from the plurality of memories and wherein
6 a flag signal operating in timing order with a command occurrence signal, which is based
7 on timing of chip select signals to the plurality of memories, indicates timing when the
8 data transfer is to occur following the command occurrence signal, the command
9 occurrence signal to be asserted prior to the chip select signals to allow the flag signal to
10 complete the data transfer; and

11 a timing unit coupled to receive the command occurrence signal, flag signal and
12 the chip select signal, said timing unit to generate a trigger signal in response to the flag
13 signal to execute the data transfer, if the command occurrence signal and the chip select
14 signal indicate that said memory is selected for the data transfer.

1 8. The apparatus of claim 7 wherein the command signal is a read command or write
2 command.

1 9. The apparatus of claim 8 wherein the command occurrence signal is a rank select
2 signal to select a rank of memory containing the memory to be selected by the chip select
3 signal.

1 10. The apparatus of claim 9 wherein said timing unit includes table entries to maintain
2 record of the rank select signal, chip select signal and the flag signal, so that a rank entry is
3 to be set when the rank select command is present, a chip select entry is to be set when the
4 chip select signal is present and the flag entry is to be set when the flag signal is present,
5 the trigger signal to be generated to execute the data transfer when all three respective
6 entries are set.

1 11. The apparatus of claim 10 wherein the respective table entries are to be cleared
2 after receiving the flag signal to allow the entries to receive a next set of rank select, chip
3 select and flag signals.

1 12. The apparatus of claim 11 wherein the flag signal to indicate timing of the data
2 transfer occurs with positive and negative transitions of the flag signal.

1 13. The apparatus of claim 12 wherein said memory is a dynamic-random-access-
2 memory, DRAM.

1 14. The apparatus of claim 9 wherein said timing unit includes table entries arranged in
2 a queue to maintain record of occurrences of the rank select, chip select and the flag
3 signals, so that subsequent occurrences of all three signals is to be recorded.

1 15. The apparatus of claim 14 further includes a first pointer to point to a next set of
2 entries after recording the occurrence of the rank select and chip select signals; and a
3 second pointer to point to the next set of entries after recording the occurrence of the flag
4 signal.

1 16. The apparatus of claim 14 wherein said memory is a dynamic-random-access-
2 memory, DRAM.

1 17. A system comprising:
2 a controller to generate a command signal to initiate a data transfer in response to
3 the command signal, said controller to generate a chip select signal, a rank select signal
4 and a flag signal associated with the command signal;
5 a bus coupled to said controller; and
6 a plurality of memories coupled to said bus to transfer data between said memories
7 and bus in response to the command signal generated by said controller, one of said
8 plurality of memories being selected by the chip select signal for the data transfer in which
9 the flag signal times the execution of the data transfer and the rank select signal times the
10 occurrence of the command signal, the rank select signal to be asserted prior to the chip
11 select signal to allow the flag signal to complete the data transfer.

1 18. The system of claim 17 wherein one of said memories includes a timing unit, in
2 which table entries in the timing unit maintains record of the rank select signal, chip select
3 signal and the flag signal, so that a rank select entry is to be set when the command signal
4 is a read or write command, a chip select entry is to be set when the chip select signal is

5 present and the flag entry is to be set when the flag signal is present, and a trigger signal to
6 be generated to execute the data transfer when all three respective entries are set.

1 19. The system of claim 18 wherein the respective table entries are to be cleared after
2 receiving the flag signal to allow the entries to receive a next set of rank select, chip select
3 and flag signals.

1 20. The system of claim 19 wherein the flag signal to indicate timing of the data
2 transfer occurs with positive and negative transitions of the flag signal.

1 21. The system of claim 19 wherein said memory is a dynamic-random-access-
2 memory, DRAM.

1 22. A method comprising:
2 issuing a command signal to perform a read or write operation;
3 issuing a chip select signal to select a particular memory device from a plurality of
4 devices to perform a data transfer for the read or write operation;
5 issuing a command occurrence signal to identify when the command signal is
6 generated, the command occurrence signal being generated prior to the chip select signal;
7 generating a flag signal subsequently in response to the issuing of the command
8 signal to complete the data transfer; and
9 capturing occurrences of the command occurrence signal, chip select signal and the
10 flag signal in a memory device and generating a trigger signal when command occurrence,
11 chip select and flag signals present are captured for the memory device, the trigger signal
12 to execute the data transfer to complete the read or write operation in the memory device.

1056833.012002

1 23. The method of claim 22 wherein the command occurrence signal is asserted one
2 clock period prior to the chip select signal being asserted.

1 24. The method of claim 23 wherein said capturing the signals are achieved by setting
2 entries on occurrence of the signals.

1 25. The method of claim 24 further including the clearing of the entries after
2 occurrence of the flag signal.

1 26. The method of claim 23 wherein said capturing of the signals is performed in a
2 dynamic-random-access-memory, DRAM.

10050038.042802